FIG.1

## **EVENT BASIS FORMAT**

TIME	5ns	
	10ns	PIN P1:0 , PIN P2:1 , PIN P3:1 , PIN P4:0
	15ns	
	20ns	





FIG.3


## CYCLE BASIS FORMAT

					(
	TEST CYCLE	PIN No.	PIN No.	PIN No.	
	(ADDRESS)	P1	P2	P3	P4 (
	1	TP:H T1:5ns T2:10ns	TP:L T1:5ns T2:10ns	TP:H T1:5ns T2:10ns	,
	2	TP:L T1:3ns T2:7ns	TP:H T1:5ns T2:10ns	TP:H T1:5ns T2:10ns	
				:	$\rightarrow$
٦					





IG.5 Prior Art









FIG.7






FIG.9

